Home  >  Browse  >  Analog & Mixed Signal IP  >   Clock

Clock IP / IP Cores Results

Clock Synthesizer

Clock synthesizer circuits generate different frequency clock signals from an input reference clock.

Browse for Clock Synthesizer IP / IP Cores

DLL

Delay Locked Loops (DLLs) are timing circuits that are used to lock and input and reference clock to a prescribed phase relationship.

Browse for DLL IP / IP Cores

Other

Other IP includes many additional types of Clock IP

Browse for Other IP / IP Cores

PLL

Phase Locked Loops (PLLs) are used to lock and input and reference clock to a prescribed phase relationship.

Browse for PLL IP / IP Cores

View All

Latest IP

View All
Most Popular IP
NFC (PICC, UHF, Controller) IP
T2M
Low power, low area, fractional-N PLL
Silicon Creations
M31 USB 4.0 Gen 3X2 and DP1.4 X4 PHY IP with Tyoe-C connector support
M31 Technology Corporation
M31 PCIe 5.0 PHY IP for Storage and High Bandwidth Connection
M31 Technology Corporation
DDR-PHY-TCI-TN28HPCP-DDR43PHY
True Circuits
MEERKAT_1_SLG_IN-CHIP_MONITORING
Dolphin Design
ChipEstimate.com Chip Planning & IP Portal -- Copyright © ChipEstimate.com. All rights reserved.