Home  >  Browse  >  Off-Chip Interface IP  >   Bus Interface IP

Bus Interface IP / IP Cores Results

AGP

Accelerated Graphics Port (AGP) is a high speed bus used to create a dedicated pathway between the graphics adapter and the processor

Browse for AGP IP / IP Cores

CAN

Controller Area Network (CAN) is a bus standard that enables microcontrollers to communicate without a host computer and is often found in automotive applications

Browse for CAN IP / IP Cores

CoreConnect

CoreConnect is a microprocessor bus architecture for system-on-a-chip (SoC) designs.

Browse for CoreConnect IP / IP Cores

CTT

Center-tap Terminated (CTT) is a 3.3V memory bus standard

Browse for CTT IP / IP Cores

GTL

Gunning Transceiver Logic (GTL) is a standard used to provide higher data transfer speeds with smaller voltage swings and is used to drive electronic backplane busses.

Browse for GTL IP / IP Cores

HSTL

High Speed Transceiver Logic (HSTL) is a signaling standard between chips on a circuit board.

Browse for HSTL IP / IP Cores

I2C

Inter-Integrated Circuit (I2C) is a bus that is used to connect peripherals to an embedded system

Browse for I2C IP / IP Cores

LDT

Lightning Data Transfer (LDT) is a bus interconnection standard that allows for fast data transfers.

Browse for LDT IP / IP Cores

LVCMOS

Low-Voltage CMOS (LVCMOS) is a set of interface standards for connecting digital integrated circuits

Browse for LVCMOS IP / IP Cores

LVDS

Low-Voltage Differential Signaling (LVDS) is a digital signaling system that enables a high speed connection over pair of wires.

Browse for LVDS IP / IP Cores

LVTTL

Low-Voltage TTL (LVTTL) is a set of interface standards for connecting digital integrated circuits

Browse for LVTTL IP / IP Cores

MMC

MultiMediaCard (MMC) communication protocols provide for a serial interface to the memory card

Browse for MMC IP / IP Cores

NV-DDR2

The Non-Volatile DDR2 (NV-DDR2) interface promises speeds up to 400MB/s

Browse for NV-DDR2 IP / IP Cores

Other

Other IP includes many additional types of Bus Interface IP

Browse for Other IP / IP Cores

Parallel

Parallel port busses are used in computers for connecting various peripheral devices

Browse for Parallel IP / IP Cores

PCI

Peripheral Component Interconnect (PCI) is a standard bus for connecting hardware devices in computing applications

Browse for PCI IP / IP Cores

PCI Express

Peripheral Component Interconnect Express (PCI Express) is a expansion card standard which is used in a wide variety of computer applications

Browse for PCI Express IP / IP Cores

PVPECL

Low-Voltage Positive Emitter-coupled Logic (PECL) is a high speed differential signaling standard

Browse for PVPECL IP / IP Cores

RapidIO

RapidIO is a high performance interconnect technology for connecting chips on a circuit board

Browse for RapidIO IP / IP Cores

RSDS

Reduced Swing Differential Signaling (RSDS) is a differential I/O standard for interfaces between the timing controller and column drivers on display panels.

Browse for RSDS IP / IP Cores

SD

Secure Digital (SD) communication protocols vary depending on the type and capacity of the non-volatile memory card

Browse for SD IP / IP Cores

SSTL

Stub Series Terminated Logic (SSTL) is a group of I/O standards commonly used with Double Data Rate (DDR) DRAM memory modules

Browse for SSTL IP / IP Cores

USB

Universal Serial Bus (USB) establishes a communication channel between a set of devices and a host and is found in both computing and mobile applications

Browse for USB IP / IP Cores

View All

Latest IP

View All
Most Popular IP
NFC (PICC, UHF, Controller) IP
T2M
Low power, low area, fractional-N PLL
Silicon Creations
M31 USB 4.0 Gen 3X2 and DP1.4 X4 PHY IP with Tyoe-C connector support
M31 Technology Corporation
M31 PCIe 5.0 PHY IP for Storage and High Bandwidth Connection
M31 Technology Corporation
DDR-PHY-TCI-TN28HPCP-DDR43PHY
True Circuits
MEERKAT_1_SLG_IN-CHIP_MONITORING
Dolphin Design
ChipEstimate.com Chip Planning & IP Portal -- Copyright © ChipEstimate.com. All rights reserved.